Abstract: This article presents design techniques for an energy-efficient multi-lane receiver (RX) with baud-rate clock and data recovery (CDR), which is essential for high-throughput low-latency ...
Abstract: This paper presents a low-power design of a 10-bit successive approximation register (SAR) analog-to-digital converter (ADC) with an integrated buffer. A dual sample-and-hold architecture is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback