Abstract: We consider GAA transistor performance, SRAM cell design, and MOL/BEOL interconnect resistance reduction at N2 node dimensions. We demonstrate schemes to reduce the N2 GAA resistance ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback