Abstract: This article presents a methodology for optimizing the design of a digital driven-right-leg (DRL) circuit for use in improving the common-mode rejection ratio (CMRR) of multichannel ...